

Chapter 9

COMBINATIONAL LOGIC FUNCTIONS

Contents

9.1 Introduction	273
9.2 A Half-Adder	274
9.3 A Full-Adder	275
9.4 Decoder	282
9.5 Encoder	286
9.6 Demultiplexers	290
9.7 Multiplexers	293
9.8 Using multiple combinational circuits	295

Original author: David Zitzelsberger

9.1 Introduction


The term "combinational" comes to us from mathematics. In mathematics a combination is an unordered set, which is a formal way to say that nobody cares which order the items came in. Most games work this way, if you rolled dice one at a time and get a 2 followed by a 3 it is the same as if you had rolled a 3 followed by a 2. With combinational logic, the circuit produces the same output regardless of the order the inputs are changed.

There are circuits which depend on the when the inputs change, these circuits are called sequential logic. Even though you will not find the term "sequential logic" in the chapter titles, the next several chapters will discuss sequential logic.


Practical circuits will have a mix of combinational and sequential logic, with sequential logic making sure everything happens in order and combinational logic performing functions like arithmetic, logic, or conversion.

You have already used combinational circuits. Each logic gate discussed previously is a combinational logic function. Let's follow how two NAND gate works if we provide them inputs in different orders.


We begin with both inputs being 0.



We then set one input high.



We then set the other input high.



So NAND gates do not care about the order of the inputs, and you will find the same true of all the other gates covered up to this point (AND, XOR, OR, NOR, XNOR, and NOT).

9.2 A Half-Adder

As a first example of useful combinational logic, let's build a device that can add two binary digits together. We can quickly calculate what the answers should be:

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$


$$1 + 1 = 10_2$$

So we will need two inputs (a and b) and two outputs. The low order output will be called Σ because it represents the sum, and the high order output will be called C_{out} because it represents the carry out.


The truth table is

A	B	Σ	C_{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Simplifying boolean equations or making some Karnaugh map will produce the same circuit shown below, but start by looking at the results. The Σ column is our familiar XOR gate, while the C_{out} column is the AND gate. This device is called a half-adder for reasons that will make sense in the next section.



or in ladder logic



9.3 A Full-Adder

The half-adder is extremely useful until you want to add more than one binary digit quantities. The slow way to develop a two binary digit adders would be to make a truth table and reduce it. Then when you decide to make a three binary digit adder, do it again. Then when you decide to

make a four digit adder, do it again. Then when ... The circuits would be fast, but development time would be slow.

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.


```

  11
  11
  11
  ---
110

```

Look at how many inputs the middle column uses. Our adder needs three inputs; a, b, and the carry from the previous sum, and we can use our two-input adder to build a three input adder.

Σ is the easy part. Normal arithmetic tells us that if $\Sigma = a + b + C_{in}$ and $\Sigma_1 = a + b$, then $\Sigma = \Sigma_1 + C_{in}$.





What do we do with C_1 and C_2 ? Let's look at three input sums and quickly calculate:

$C_{in} + a + b = ?$

$0 + 0 + 0 = 0$	$0 + 0 + 1 = 1$	$0 + 1 + 0 = 1$	$0 + 1 + 1 = 10$
$1 + 0 + 0 = 1$	$1 + 0 + 1 = 10$	$1 + 1 + 0 = 10$	$1 + 1 + 1 = 11$


If you have any concern about the low order bit, please confirm that the circuit and ladder calculate it correctly.

In order to calculate the high order bit, notice that it is 1 in both cases when $a + b$ produces a C_1 . Also, the high order bit is 1 when $a + b$ produces a Σ_1 and C_{in} is a 1. So We will have a carry when C_1 OR $(\Sigma_1 \text{ AND } C_{in})$. Our complete three input adder is:



For some designs, being able to eliminate one or more types of gates can be important, and you can replace the final OR gate with an XOR gate without changing the results.


We can now connect two adders to add 2 bit quantities.




A_0 is the low order bit of A, A_1 is the high order bit of A, B_0 is the low order bit of B, B_1 is the high order bit of B, Σ_0 is the low order bit of the sum, Σ_1 is the high order bit of the sum,

and C_{out} is the Carry.

A two binary digit adder would never be made this way. Instead the lowest order bits would also go through a full adder.






There are several reasons for this, one being that we can then allow a circuit to determine whether the lowest order carry should be included in the sum. This allows for the chaining of even larger sums. Consider two different ways to look at a four bit sum.


$$\begin{array}{r}
 111 \\
 0110 \\
 1011 \\
 \hline
 10001
 \end{array}
 \qquad
 \begin{array}{r}
 1<-+ \quad 11<+- \\
 | \quad 01 \quad | \quad 10 \\
 | \quad 10 \quad | \quad 11 \\
 \hline
 1 \quad +-100 \quad +-101
 \end{array}$$

If we allow the program to add a two bit number and remember the carry for later, then use that carry in the next sum the program can add any number of bits the user wants even though we have only provided a two-bit adder. Small PLCs can also be chained together for larger numbers.

These full adders can also be expanded to any number of bits space allows. As an example, here's how to do an 8 bit adder.



This is the same result as using the two 2-bit adders to make a 4-bit adder and then using two 4-bit adders to make an 8-bit adder or re-duplicating ladder logic and updating the numbers.



Each "2+" is a 2-bit adder and made of two full adders. Each "4+" is a 4-bit adder and made of two 2-bit adders. And the result of two 4-bit adders is the same 8-bit adder we used full adders to build.

For any large combinational circuit there are generally two approaches to design: you can take simpler circuits and replicate them; or you can design the complex circuit as a complete device.

Using simpler circuits to build complex circuits allows a you to spend less time designing but then requires more time for signals to propagate through the transistors. The 8-bit adder design above has to wait for all the C_{xout} signals to move from $A_0 + B_0$ up to the inputs of Σ_7 .

If a designer builds an 8-bit adder as a complete device simplified to a sum of products, then each signal just travels through one NOT gate, one AND gate and one OR gate. A seventeen input device has a truth table with 131,072 entries, and reducing 131,072 entries to a sum of

products will take some time.

When designing for systems that have a maximum allowed response time to provide the final result, you can begin by using simpler circuits and then attempt to replace portions of the circuit that are too slow. That way you spend most of your time on the portions of a circuit that matter.


9.4 Decoder

A decoder is a circuit that changes a code into a set of signals. It is called a decoder because it does the reverse of encoding, but we will begin our study of encoders and decoders with decoders because they are simpler to design.

A common type of decoder is the line decoder which takes an n -digit binary number and decodes it into 2^n data lines. The simplest is the 1-to-2 line decoder. The truth table is

A	D ₁	D ₀
0	0	1
1	1	0


A is the address and D is the dataline. D₀ is NOT A and D₁ is A. The circuit looks like




Only slightly more complex is the 2-to-4 line decoder. The truth table is


A_1	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Developed into a circuit it looks like






Larger line decoders can be designed in a similar fashion, but just like with the binary adder there is a way to make larger decoders by combining smaller decoders. An alternate circuit for the 2-to-4 line decoder is



Replacing the 1-to-2 Decoders with their circuits will show that both circuits are equivalent. In a similar fashion a 3-to-8 line decoder can be made from a 1-to-2 line decoder and a 2-to-4 line decoder, and a 4-to-16 line decoder can be made from two 2-to-4 line decoders.

You might also consider making a 2-to-4 decoder ladder from 1-to-2 decoder ladders. If you do it might look something like this:



For some logic it may be required to build up logic like this. For an eight-bit adder we only know how to sum eight bits by summing one bit at a time. Usually it is easier to design ladder logic from boolean equations or truth tables rather than design logic gates and then "translate" that into ladder logic.

A typical application of a line decoder circuit is to select among multiple devices. A circuit needing to select among sixteen devices could have sixteen control lines to select which device should "listen". With a decoder only four control lines are needed.

9.5 Encoder

An encoder is a circuit that changes a set of signals into a code. Let's begin making a 2-to-1 line encoder truth table by reversing the 1-to-2 decoder truth table.

D_1	D_0	A
0	1	0
1	0	1


table.

This truth table is a little short. A complete truth table would be

D_1	D_0	A
0	0	
0	1	0
1	0	1
1	1	

One question we need to answer is what to do with those other inputs? Do we ignore them? Do we have them generate an additional error output? In many circuits this problem is solved by adding sequential logic in order to know not just what input is active but also which order the inputs became active.


A more useful application of combinational encoder design is a binary to 7-segment encoder. The seven segments are given according



Our truth table is:

I_3	I_2	I_1	I_0	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	1	1	1	0	1	1	1
0	0	0	1	0	0	1	0	0	1	0
0	0	1	0	1	0	1	1	1	0	1
0	0	1	1	1	0	1	1	0	1	1
0	1	0	0	0	1	1	1	0	1	0
0	1	0	1	1	1	0	1	0	1	1
0	1	1	0	1	1	0	1	1	1	1
0	1	1	1	1	0	1	0	0	1	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Deciding what to do with the remaining six entries of the truth table is easier with this circuit. This circuit should not be expected to encode an undefined combination of inputs, so we can leave them as "don't care" when we design the circuit. The equations were simplified with karnaugh maps.



$$D_2 = \bar{I}_2 \bar{I}_0 + I_1 \bar{I}_0$$

A 4x4 Karnaugh map for variables I3, I2, I1, I0. The map shows 1s at (00,01), (00,10), (01,10), and (10,01). Blue groupings include a vertical group of four 1s and a horizontal group of two 1s. Red groupings include a vertical group of two 1s and a horizontal group of two 1s.

I3 \ I2 \ I1 \ I0	00	01	11	10
00	1	0	0	1
01	0	0	0	1
11	*	*	*	*
10	1	0	*	*

$$D_3 = I_3 + I_2 \bar{I}_1 + I_1 \bar{I}_0 + \bar{I}_2 I_1$$

A 4x4 Karnaugh map for variables I3, I2, I1, I0. The map shows 1s at (00,01), (00,10), (01,01), (01,10), (10,01), and (10,10). Blue groupings include a vertical group of four 1s and a horizontal group of two 1s. Red groupings include a vertical group of two 1s and a horizontal group of two 1s.

I3 \ I2 \ I1 \ I0	00	01	11	10
00	0	0	1	1
01	1	1	0	1
11	*	*	*	*
10	1	1	*	*

$$D_5 = I_3 + I_2 \bar{I}_1 + \bar{I}_1 \bar{I}_0 + I_2 \bar{I}_0$$

$$D_4 = I_3 + \bar{I}_2 + \bar{I}_1 \bar{I}_0 + I_2 I_1$$

Three 4x4 Karnaugh maps for variables I3, I2, I1, I0. The first map (D4) shows 1s at (00,01), (00,10), (01,01), (01,10), (10,01), and (10,10). The second map (D5) shows 1s at (00,01), (00,10), (01,01), (01,10), (10,01), and (10,10). The third map (D6) shows 1s at (00,01), (00,10), (01,01), (01,10), (10,01), and (10,10). Blue groupings include a vertical group of four 1s and a horizontal group of two 1s. Red groupings include a vertical group of two 1s and a horizontal group of two 1s.

I3 \ I2 \ I1 \ I0	00	01	11	10
00	1	1	1	1
01	1	0	1	0
11	*	*	*	*
10	1	1	*	*

$$D_6 = I_3 + I_1 + I_2 I_0 + \bar{I}_2 \bar{I}_0$$

The collection of equations is summarised here:

$$D_0 = I_3 + \bar{I}_2 I_1 + \bar{I}_2 \bar{I}_0 + I_1 \bar{I}_0 + I_2 \bar{I}_1 I_0$$

$$D_1 = I_3 + I_2 + \bar{I}_1 + I_0$$

$$D_2 = \bar{I}_2 \bar{I}_0 + I_1 \bar{I}_0$$

$$D_3 = I_3 + I_2 \bar{I}_1 + I_1 \bar{I}_0 + \bar{I}_2 I_1$$

$$D_4 = I_3 + \bar{I}_2 + \bar{I}_1 \bar{I}_0 + I_2 I_1$$

$$D_5 = I_3 + I_2 \bar{I}_1 + \bar{I}_1 \bar{I}_0 + I_2 \bar{I}_0$$

$$D_6 = I_3 + I_1 + I_2 I_0 + \bar{I}_2 \bar{I}_0$$

The circuit is:

(See Figure 9.1.)





Figure 9.1: Seven-segment decoder gate level diagram.


And the corresponding ladder diagram:



9.6 Demultiplexers

A demultiplexer, sometimes abbreviated dmux, is a circuit that has one input and more than one output. It is used when a circuit wishes to send a signal to one of many devices. This description sounds similar to the description given for a decoder, but a decoder is used to select among many devices while a demultiplexer is used to send a signal among many devices.



A demultiplexer is used often enough that it has its own schematic symbol



The truth table for a 1-to-2 demultiplexer is


I	A	D ₀	D ₁
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

Using our 1-to-2 decoder as part of the circuit, we can express this circuit easily





This circuit can be expanded two different ways. You can increase the number of signals that get transmitted, or you can increase the number of inputs that get passed through. To increase the number of inputs that get passed through just requires a larger line decoder. Increasing the number of signals that get transmitted is even easier.

As an example, a device that passes one set of two signals among four signals is a "two-bit 1-to-2 demultiplexer". Its circuit is




or by expressing the circuit as





shows that it could be two one-bit 1-to-2 demultiplexers without changing its expected behavior.


A 1-to-4 demultiplexer can easily be built from 1-to-2 demultiplexers as follows.



9.7 Multiplexers

A multiplexer, abbreviated mux, is a device that has multiple inputs and one output.


The schematic symbol for multiplexers is




The truth table for a 2-to-1 multiplexer is

I_1	I_0	A	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Using a 1-to-2 decoder as part of the circuit, we can express this circuit easily.



Multiplexers can also be expanded with the same naming conventions as demultiplexers. A 4-to-1 multiplexer circuit is




That is the formal definition of a multiplexer. Informally, there is a lot of confusion. Both demultiplexers and multiplexers have similar names, abbreviations, schematic symbols and circuits, so confusion is easy. The term multiplexer, and the abbreviation mux, are often used to also mean a demultiplexer, or a multiplexer and a demultiplexer working together. So when you hear about a multiplexer, it may mean something quite different.

9.8 Using multiple combinational circuits

As an example of using several circuits together, we are going to make a device that will have 16 inputs, representing a four digit number, to a four digit 7-segment display but using just one binary-to-7-segment encoder.


First, the overall architecture of our circuit provides what looks like our the description provided.



Follow this circuit through and you can confirm that it matches the description given above. There are 16 primary inputs. There are two more inputs used to select which digit will be displayed. There are 28 outputs to control the four digit 7-segment display. Only four of the primary inputs are encoded at a time. You may have noticed a potential question though.

When one of the digits are selected, what do the other three digits display? Review the circuit for the demultiplexers and notice that any line not selected by the A input is zero. So the other three digits are blank. We don't have a problem, only one digit displays at a time.

Let's get a perspective on just how complex this circuit is by looking at the equivalent ladder logic.



Notice how quickly this large circuit was developed from smaller parts. This is true of most complex circuits: they are composed of smaller parts allowing a designer to abstract away some complexity and understand the circuit as a whole. Sometimes a designer can even take components that others have designed and remove the detail design work.

In addition to the added quantity of gates, this design suffers from one additional weakness. You can only see one display one digit at a time. If there was some way to rotate through the four digits quickly, you could have the appearance of all four digits being displayed at the same time. That is a job for a sequential circuit, which is the subject of the next several chapters.